

Go Multicore Series:

Understanding Memory in a Multicore World, Part 1:

Does Your Thread See What I See?

Joe Hummel, PhD | http://www.joehummel.net/freescale.html FTF 2014: FTF-SDS-F0098





External Use

Processing for Proceedings, Allian, C.S., Color/Ell, Columbratis, Califina, Califina,



- Why multicore?
- Motivation by example: matrix multiplication
- Shared memory and caching
- High Performance Computing = ...





Introductions

Your speaker...

Joe Hummel, PhD

- PhD: UC-Irvine, in High Performance Computing
- Professor: U. of Illinois, Chicago
- Trainer: Pluralsight, LLC pluralsig
- Consultant: Joe Hummel, Inc.
- Microsoft MVP C++
- Married, one daughter adopted from China (just turned 12!)
- Avid sailor







Multicore





How did we get here?





Moore's law

• Moore's law continues to serve us well — e.g. transistor counts...





Solution

Multicore!

- copy-paste processors :-)





External Use | 5

 \mathbf{S}

Representative multicore examples...

QorlQ P2040/2041

• *Power architecture, quad-core*



Accelerators and Memory Command

i.MX 6Q

• ARM architecture, quad-core



Available on certain product families



Theoretical performance



8 x 2GHz cores have the computing equivalent of 1 x 16GHz core, without the heat and exponential power requirement



External Use | 7

 $\langle \rangle$







Multithreading

• Multithreading == multiple threads working together

- To handle more work (throughput) or complete faster (performance)
- OS automatically maps threads across available cores

Disadvantages?

- Increased application complexity
- Dangers of shared memory programming model
 - race conditions, one thread crash will crash them all, ...





Example





Matrix multiplication...







Motivation by example

Matrix Multiplication





 $\langle \rangle$





Multithreading using OpenMP

• **OpenMP** == Open Multiprocessing standard

- Provide directive, and compiler multithreads for you...





External Use | 13

 $\langle \rangle$

Results?

• Very good!

- matrix multiplication is "embarrassingly parallel"

- linear speedup — 2x on 2 cores, 4x on 4 cores, ...

Version	Cores	Time (secs)	Speedup
Sequential	1	30	
OpenMP	4	7.6	3.9





External Use | 14

But wait...

What's the other half of the chip?

- cache!

• Are we using it effectively?

- we are not...





External Use | 15

00

Cache-friendly matrix multiplication

No one solves MM using the naïve algorithm

- horrible cache behavior









 $\langle \rangle$

Step 2: blocking

• Block size based on size of cache closest to core — level 1 ("L1")



```
\frac{BS * BS * 3 * size of (double)}{cache size} < 1
```





Results?

Caching impacts all programs, sequential and parallel...

Version	Cores	Time (secs)	Speedup	
Sequential				
Naive	1	30	(
Blocked	1	3	10	
OpenMP				
Naïve	4	7.6	3.9	
Blocked	4	0.8	37.5	
			()	







High-Performance Computing

• HPC

Parallelism alone is not enough...





Caching in a multicore world



The memory bottleneck

Memory latency is *the* biggest performance problem for HW designers

- latency on the order of 100's to 1,000's of CPU cycles





 \mathbf{S}

How about multicore?

In a multicore world, the memory bottleneck is even worse

- more mouths to feed :-)





The most common solution?

· Caching!

- keeping copy of RAM closer to the cores...





00





Design question #1

Cache speed vs. size

- the closer to the core, the faster we need the cache to be
- the faster the cache, the harder it is to build







External Use | 26

 $\langle \rangle$





External Use | 27

 $\langle \rangle$

Reads...



Χ

- *inclusive* is simpler / faster, *exclusive* holds more data overall







External Use | 29

K) (>)

Writes...

- Cache coherence!
- On a write, HW ensures that all cores will eventually see <u>new</u> value





Cache coherence...

• ... is not cheap!

- complex interconnections
- must be fast





External Use | 31



- Write-through is simpler / updates RAM sooner, write-back yields higher memory bandwidth



External Use | 32

Example: QorlQ P2040/2041

- Multi-level caching: L1, L2, L3
 - Configurable write-back or write-through

Corenet switch fabric:

- Fully interconnected (crossbar), cache coherent
- Scalable...





External Use | 33

Example: i.MX 6Q

- Multi-level caching: L1, L2
- Fully cache coherent



Available on certain product families



External Use | 34









Summary

- Multicore is the path forward for better performance
- But good performance is not easy:



- Thank you for attending!
 - Email: joe@joehummel.net
 - Materials: <u>http://www.joehummel.net/freescale.html</u>





External Use | 36





www.Freescale.com

© 2014 Freescale Semiconductor, Inc. | External Use